# DRA4124E

#### Silicon PNP epitaxial planar type

For digital circuits Complementary to DRC4124E DRA2124E in NS through hole type package

#### Features

- Low collector-emitter saturation voltage  $V_{CE(sat)}$
- Contributes to miniaturization of sets, mount area reduction
- Eco-friendly Halogen-free package


#### Packaging

DRA4124E0A Radial type: 5000 pcs / carton

#### Absolute Maximum Ratings $T_a = 25^{\circ}C$

Parameter	Symbol	Rating	Unit
Collector-base voltage (Emitter open)	V <sub>CBO</sub>	-50	V
Collector-emitter voltage (Base open)	V <sub>CEO</sub>	-50	V
Collector current	I <sub>C</sub>	-100	mA
Total power dissipation	P <sub>T</sub>	300	mW
Junction temperature	Tj	150	°C
Storage temperature	T <sub>stg</sub>	-55 to +150	O°C O

- Package
- Code
- NS-B2-B-B
  - Package dimension clicks here. $\rightarrow$
- Pin Name
- 1: Emitter
- 2: Collector
- 3: Base
- Marking Symbol: LE
- Internal Connection



Resistance value $R_2$ 22 k $\Omega$	Posistanaa valua	R <sub>1</sub>	22	kΩ
	Resistance value	R <sub>2</sub>	22	kΩ


#### Electrical Characteristics $T_a = 25^{\circ}C \pm 3^{\circ}C$

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Collector-base voltage (Emitter open)	V <sub>CBO</sub>	$I_{\rm C} = -10 \mu {\rm A}, I_{\rm E} = 0$	-50			V
Collector-emitter voltage (Base open)	V <sub>CEO</sub>	$I_{\rm C} = -2 \text{ mA}, I_{\rm B} = 0$	-50			V
Collector-base cutoff current (Emitter open)	I <sub>CBO</sub>	$V_{\rm CB} = -50 \text{ V}, I_{\rm E} = 0$			- 0.1	μΑ
Collector-emitter cutoff current (Base open)	I <sub>CEO</sub>	$V_{\rm CE} = -50 \text{ V}, I_{\rm B} = 0$			- 0.5	μΑ
Emitter-base cutoff current (Collector open)	$I_{EBO}$	$V_{EB} = -6 V, I_C = 0$			- 0.2	mA
Forward current transfer ratio	$h_{\rm FE}$	$V_{CE} = -10 \text{ V}, I_C = -5 \text{ mA}$	60			_
Collector-emitter saturation voltage	V <sub>CE(sat)</sub>	$I_{\rm C} = -10 \text{ mA}, I_{\rm B} = -0.5 \text{ mA}$			-0.25	V
Input voltage (ON)	V <sub>I(on)</sub>	$V_{CE} = -0.2 \text{ V}, I_C = -5 \text{ mA}$	-2.6			V
Input voltage (OFF)	V <sub>I(off)</sub>	$V_{CE} = -5 \text{ V}, I_C = -100 \mu\text{A}$			- 0.8	V
Input resistance	R <sub>1</sub>		-30%	22	+30%	kΩ
Resistance ratio	R <sub>1</sub> / R <sub>2</sub>		0.8	1.0	1.2	

Note) Measuring methods are based on JAPANESE INDUSTRIAL STANDARD JIS C 7030 measuring methods for transistors.

#### DRA4124E

### **Panasonic**



## Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book. Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.

It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.

- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

(6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.

(7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202